

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

Amendment to the Claims:

This listing of claims replaces all prior versions, and listings, of claims in the application:

1. (Currently Amended) A method comprising:
receiving a request for access to a memory location;
identifying a memory block including the memory location;
examining a local memory descriptor associated with said
memory block; and

accessing a local addressable memory in response to the
local memory descriptor indicating that the memory block is in
the local addressable memory, wherein:

the local addressable memory is external to a local
cache;

the local addressable memory exists in parallel with
[[a]] the local cache;

the local addressable memory is at the same level of
memory as the local cache;

a portion of a system memory is mapped to the local
addressable memory;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a
cache; and

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

accesses to the local addressable memory never result in a cache miss.

2. (Original) The method of claim 1, further comprising accessing the memory location in response to the memory location existing in the local addressable memory.

3. (Original) The method of claim 1, further comprising generating an illegal access violation exception in response to the memory location not existing in the local addressable memory.

4. (Original) The method of claim 1, further comprising accessing a local cache in response to the local memory descriptor indicating that the memory block is not in the local addressable memory.

5. (Original) The method of claim 1, wherein said receiving a request for access to a memory location comprises receiving an address.

6. (Original) The method of claim 5, wherein said identifying a memory block including the memory location

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

comprises identifying a page having an address space including said address.

7. (Original) The method of claim 1, wherein accessing a local addressable memory comprises accessing a Level 1 (L1) SRAM (Static Random Access Memory).

8. (Original) The method of claim 7, wherein said examining a local memory descriptor comprises examining the state of an L1 SRAM bit associated with the memory block.

9. (Original) The method of claim 7, wherein said examining a local memory descriptor comprises examining a cacheability Protection Look-aside Buffer (CPLB) descriptor including an L1 SRAM bit associated with the memory block.

10. (Original) The method of claim 7, wherein said examining a local memory descriptor comprises examining a Translation Look-aside Buffer (TLB) descriptor including an L1 SRAM bit associated with the memory block.

11. (Currently Amended) A method comprising:
receiving a request for access to a memory location;

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

identifying a memory block including the memory location;
and

routing the request to one of a local addressable memory
and a local cache in response to a state of a local memory
descriptor associated with said memory block, wherein:

the local addressable memory is external to a local
cache;

the local addressable memory exists in parallel with
the local cache;

the local addressable memory is at the same level of
memory as a separate the local cache;

~~and wherein~~ a portion of a system memory is mapped
to the local addressable memory;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a
cache; and

accesses to the local addressable memory never result
in a cache miss.

12. (Original) The method of claim 11, further comprising
accessing the local addressable memory.

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

13. (Original) The method of claim 11, further comprising generating an illegal access violation exception in response to the memory location not existing in the local addressable memory.

14. (Original) The method of claim 11, wherein accessing a local addressable memory comprises accessing a Level 1 (L1) SRAM (Static Random Access Memory).

15. (Currently Amended) An apparatus comprising:
an execution unit;
a local addressable memory, wherein a portion of a system memory is mapped to the local addressable memory;
a ~~separate~~ local cache at the same level of memory as the local addressable memory; and
a local memory controller operative to identify a memory block including a memory location in response to receiving a request for access to said memory location from the execution unit and to route the request to one of the local addressable memory and the local cache in response to the state of a local memory descriptor associated with said memory block;

wherein:

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

the local addressable memory is external to the local cache;

the local addressable memory exists in parallel with the local cache;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a cache; and

accesses to the local addressable memory never result in a cache miss.

16. (Original) The apparatus of claim 15, further comprising a plurality of local memory descriptors associated with a plurality of memory blocks.

17. (Original) The apparatus of claim 15, wherein the local addressable memory comprises a Level 1 (L1) SRAM (Static Random Access Memory).

18. (Original) The apparatus of claim 17, wherein the local memory descriptor comprises an L1 SRAM bit indicating whether an associated memory block resides in the local memory.

19. (Currently Amended) A system comprising:

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

a processor including

an execution unit,

a local addressable memory, wherein a portion of a system memory is mapped to the local addressable memory,

a ~~separate~~ local cache at the same level of memory as the local addressable memory, and

a local memory controller operative to identify a memory block including a memory location in response to receiving a request for access to said memory location from the execution unit and to route the request to one of the local addressable memory and the local cache in response to the state of a local memory descriptor associated with said memory block; [[and]]

a USB (Universal Serial Bus) interface; and

a system bus coupled to the processor and the USB

interface;

wherein:

the local addressable memory is external to the local cache;

the local addressable memory exists in parallel with the local cache;

the local addressable memory comprises real memory;

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

the local addressable memory does not comprise a
cache; and

accesses to the local addressable memory never result
in a cache miss.

20. (Original) The system of claim 19, wherein the local addressable memory comprises a Level 1 (L1) SRAM (Static Random Access Memory).

21. (Currently Amended) An article comprising a machine-readable medium including machine-executable instructions, the instructions operative to cause a machine to:

receive a request for access to a memory location;

identify a memory block including the memory location;

examine a local memory descriptor associated with said
memory block; and

access a local addressable memory in response to the local
memory descriptor indicating that the memory block is in the
local addressable memory, wherein:

the local addressable memory is external to a local
cache;

the local addressable memory exists in parallel with
the local cache;

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

the local addressable memory is at the same level of
memory as a ~~separate~~ the local cache; ~~and wherein~~

a portion of a system memory is mapped to the local
addressable memory;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a
cache;

accesses to the local addressable memory never result
in a cache miss.

22. (Original) The article of claim 21, further comprising
instructions operative to cause the machine to access the memory
location in response to the memory location existing in the
local addressable memory.

23. (Original) The article of claim 21, further comprising
instructions operative to cause the machine to generate an
illegal access violation exception in response to the memory
location not existing in the local addressable memory.

24. (Original) The article of claim 21, further comprising
instructions operative to cause the machine to access a local

Attorney's Docket No.: 10559-S66001/P12728
Intel Corporation

cache in response to the local memory descriptor indicating that the memory block is not in the local addressable memory.

25. (Currently Amended) An article comprising a machine-readable medium including machine-executable instructions, the instructions operative to cause a machine to:

receive a request for access to a memory location;
identify a memory block including the memory location; and
route the request to one of a local addressable memory and a local cache in response to the state of a local memory descriptor associated with said memory block, wherein:

the local addressable memory is external to a local cache;

the local addressable memory exists in parallel with the local cache;

the local addressable memory is at the same level of memory as a separate the local cache; wherein

a portion of a system memory is mapped to the local addressable memory;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a cache; and

Attorney's Docket No.: 10559-566001/P12738
Intel Corporation

accesses to the local addressable memory never result
in a cache miss.

26. (Original) The article of claim 25, further comprising instructions operative to cause the machine to:

access the local addressable memory; and
generate an illegal access violation exception in response to the memory location not existing in the local addressable memory.

27. (Original) The method of claim 25, wherein the instructions operative to cause the machine to access a local addressable memory include instructions operative to cause the machine to access a Level 1 (L1) SRAM (Static Random Access Memory).

28. (Currently Amended) A method comprising:
accessing a local memory configurable as one of a Static Random Access Memory (SRAM) and a cache, wherein the local memory is at the same level of memory as a separate local cache, [[and]] wherein a portion of a system memory is mapped to the local addressable memory, wherein the local addressable memory

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

is external to the local cache, and wherein the local
addressable memory exists in parallel with the local cache;
configuring the local memory as SRAM; and
extending a local memory address space to the local memory.

29. (Previously Presented) The method of claim 28, wherein
said extending the local memory space comprises setting a bit in
a memory descriptor.

30. (Currently Amended) An article comprising:
a machine-readable medium which stores machine-executable
instructions, the instructions operative to cause a machine to:
access a local memory configurable as one of a Static
Random Access Memory (SRAM) and a cache, wherein the local
memory is at the same level of memory as a separate local cache,
[[and]] wherein a portion of a system memory is mapped to the
local addressable memory, wherein the local addressable memory
is external to the local cache, and wherein the local
addressable memory exists in parallel with the local cache;
configure the local memory as SRAM; and
extend a local memory address space to the local memory.

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

31. (Previously Presented) The article of claim 30, wherein the instructions operative to cause the machine to extend the local memory space include instructions operative to cause the machine to set a bit in a memory descriptor.

32. (Currently Amended) A method comprising:
receiving a request for access to a memory location;
identifying a memory block including the memory location;
examining a local memory descriptor associated with said memory block;
accessing a local addressable memory in response to the local memory descriptor indicating that the memory block is in the local addressable memory; and
accessing a separate local cache in response to the local memory descriptor indicating that the memory block is not in the local addressable memory, wherein:

the local addressable memory is external to the local cache;

the local addressable memory exists in parallel with the local cache;

the local addressable memory is at the same level of memory as the local cache;—and—wherein

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

a portion of a system memory is mapped to the local
addressable memory;

the local addressable memory comprises real memory;

the local addressable memory does not comprise a
cache; and

accesses to the local addressable memory never result
in a cache miss.

33. (Previously Presented) The method of claim 7, wherein
the local cache comprises an L1 cache.

34. (Previously Presented) The method of claim 14, wherein
the local cache comprises an L1 cache.

35. (Previously Presented) The apparatus of claim 17,
wherein the local cache comprises an L1 cache.

36. (Previously Presented) The system of claim 20, wherein
the local cache comprises an L1 cache.

37. (Previously Presented) The method of claim 27, wherein
the local cache comprises an L1 cache.

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

38. (Previously Presented) The method of claim 28, wherein the local memory comprises a Level 1 (L1) memory.

39. (Previously Presented) The article of claim 30, wherein the local memory comprises a Level 1 (L1) memory.

40. (Previously Presented) The method of claim 32, wherein the same level of memory is Level 1 (L1) memory.

41. (Previously Presented) The method of claim 1, wherein said accessing a local addressable memory never results in a cache miss.

42. (Previously Presented) The method of claim 1, wherein said local addressable memory is real memory which will not return a cache miss.

43. (Previously Presented) The method of claim 1, wherein information at said memory location is not at any other memory location in said system memory.

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

44. (Previously Presented) The method of claim 1, wherein said memory location is exclusively located in the local addressable memory.

45. (Previously Presented) The method of claim 1, wherein the local addressable memory has an address space, and wherein said memory location is exclusively mapped to the local addressable memory's address space.

46. (Previously Presented) The method of claim 1, wherein an access to a non-existent address in the local addressable memory results in an illegal-access exception.

47. (Previously Presented) The method of claim 1, wherein the local addressable memory is separate and different from a cache, and wherein the local addressable memory is configured to store selected bits which are directly accessed during execution without accessing a cache, the direct access of the selected bits avoiding a cache miss.

48. (Withdrawn) A method comprising:
receiving a request for access to a memory location,
the memory location having an address;

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

examining upper bits of the address;
identifying a page in which the address resides;
checking a local memory page descriptor;
if the local memory page descriptor indicates that the
page is in local memory, sending the request to local
memory and checking whether the address is in the local
memory, wherein the checking comprises generating an
illegal access exception when the address is not in the
local memory space, and wherein the checking comprises
returning data from the requested memory location when the
address is in the local memory space; and

if the local memory page descriptor indicates that the
page is not in local memory, sending the request to a cache
and performing a cache determination, wherein the
performing a cache determination comprises performing an
external memory access when data from the requested memory
location is not in the cache, and wherein the performing a
cache determination comprises returning data from the
requested memory location when data from the requested
memory location is in the cache.

Attorney's Docket No.: 10559-566001/P12728
Intel Corporation

49. (Previously Presented) The method of claim 1, wherein the local addressable memory does not comprise a Translation Look-aside Buffer (TLB).

50. (Previously Presented) The method of claim 1, wherein the portion of system memory mapped to the local addressable memory is not mapped to any other memory.